Script generated by TTT

Title: Petter: Programmiersprachen (26.10.2016)

Date: Wed Oct 26 14:16:52 CEST 2016

Duration: 95:18 min


Pages: 38

The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy

Each cache line is in one of the states M, E, S, I:



Introducing Caches: The MESI Protocol

Memory Consistency

The MESI Protoco


20 / 48

The MESI Protocol: States



Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states M, E, S, I:

I: it is invalid and is ready for re-use

emory Consistency The MESI Protocol 21 / 48 Memory Consistency The MESI Protocol 21

The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy




Each cache line is in one of the states *M*. *E*. *S*. *I*:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared

The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy




Each cache line is in one of the states M.E.S.I:

- I: it is invalid and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared
- E: the content is in no other cache: it is exclusive to this cache and can be overwritten without consulting other caches

The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy




Each cache line is in one of the states *M*. *E*. *S*. *I*:

- *I*: it is *invalid* and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared
- E: the content is in no other cache: it is exclusive to this cache and can be overwritten without consulting other caches
- M: the content is exclusive to this cache and has furthermore been modified

The MESI Protocol: States

Processors (and also: GPUs, intelligent I/O devices) use caches to avoid a costly round-trip to RAM for every memory access.

- programs often access the same memory area repeatedly (e.g. stack)
- keeping a local mirror image of certain memory regions requires bookkeeping about who has the latest copy



Each cache line is in one of the states *M*. *E*. *S*. *I*:

- *I*: it is *invalid* and is ready for re-use
- S: other caches have an identical copy of this cache line, it is shared
- E: the content is in no other cache: it is exclusive to this cache and can be overwritten without consulting other caches
- *M*: the content is exclusive to this cache and has furthermore been modified

→ the global state of cache lines is kept consistent by sending *messages*



The MESI Protocol: Messages

Messages

Moving data between caches is coordinated by sending messages [McK10]:

- Read: sent if CPU needs to read from an address
- Read Response: response to a read message, carries the data at the requested address
- Invalidate: asks others to evict a cache line
- Invalidate Acknowledge reply indicating that an address has been evicted
- Read Invalidate: like Read + Invalidate (also called "read with intend to modify")
- Writeback info on what data has been sent to main memory

 $M \stackrel{a}{\rightleftharpoons} E$ $\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$ $\downarrow \downarrow \downarrow \downarrow \downarrow$ $\downarrow \downarrow \downarrow \downarrow \downarrow$ $\downarrow \downarrow \downarrow \downarrow \downarrow \downarrow$

We mostly consider messages between processors. Upon (*Read*) *Invalidate*, a processor replies with *Read Response/Writeback* before the *Invalidate Acknowledge* is sent.

Memory Consistence

The MESI Protocol

22 / 48

MESI Example

Consider how the following code might execute:

Thread A

Thread B while (b == 0) {}; // B.1 assert(a == 1); // B.2


- in all examples, the initial values of variables are assumed to be 0
- suppose that a and b reside in different cache lines
- assume that a cache line is larger than the variable itself
- we write the content of a cache line as
 - Mx: modified, with value x
 - Ex: exclusive, with value x
 - Sx: shared, with value x
 - I: invalid


Memory Consistency

The MESI Protoc

22 / /


MESI Example (I)






state-	CP	U A	CPU B		RAM		message
ment	а	b	а	b	а	b	
A.1	l I	I	l I	I	0	0	read invalidate of a from CPU A
B.1 B.1 A.2	M 1 M 1 M 1 M 1 M 1 M 1	 	1 1 1 1 1		0 0 0 0 0 0	0 0 0 0 0 0	invalidate ack. of a from CPU B read response of a=0 from RAM read of b from CPU B read response with b=0 from RAM read invalidate of b from CPU A read response of b=0 from CPU B invalidate ack, of b from CPU B
Memo	M 1 ency			O The	MESI P	rotocol 24/48	

MESI Example (II)





state-	CP	U A	CP	U B	RAM		message
ment	а	b	а	_b	а	b	
B.1	M 1	M 1	ı	I	0	0	read of b from CPU B
D. 1	M 1	M 1	1	T	0	0	write back of b=1 from CPU A
B.2	M 1	S 1	Ι	S1	0	1	read of a from CPU B
D.Z	M 1	S 1	Ī	S1	0	1	
	S 1	S 1	S 1	S1	1	1	write back of a=1 from CPU A
:	:	:	:	:	:	:	<u>:</u>
A.1	S 1	S 1	S1	S1	1	1	invalidate of a from CPU A
Λ. Ι	S 1	S 1	1	S1	1	1	invalidate ack, of a from CPU B
	M 1	S 1	1	S1	1	1	invalidate ack. of a from of o'B

MESI Example



Consider how the following code might execute:

Thread A a = 1; // A.1 b = 1; // A.2

```
Thread B

while (b == 0) {};  // B.1
assert(a == 1);  // B.2
```

- in all examples, the initial values of variables are assumed to be 0
- suppose that a and b reside in different cache lines
- assume that a cache line is larger than the variable itself
- we write the content of a cache line as
 - ► Mx: modified, with value x
 - ► Ex: exclusive, with value x
 - ► Sx: shared, with value x
 - ▶ I: invalid

Memory Consistency


The MESI Protoco

22 /

MESI Example: Happened Before Model



Idea: each cache line one process, A caches b=0 as E, B caches a=0 as E



Observations:

each memory access must complete before executing next instruction

 → add edge

Memory Consistency

The MESI Protoco

26 / 48

Summary: MESI cc-Protocol



Sequential consistency:


- a characterization of well-behaved programs
- a model for different speed of execution
- for fixed paths through the threads and a total order between accesses to the same variable: executions can be illustrated by happened-before diagram with one process per variable
- MESI cache coherence protocol ensures SC for processors with caches


Introducing Store Buffers: Out-Of-Order-Writes

Memory Consistency The MESI Protocol 27 / 48

mory Consistency Out


-of-Order Execution of Stores








Goal: continue execution after cache-miss write operation



- put each write into a store buffer and trigger fetching of cache line
- once a cache line has arrived, apply relevant writes
 - today, a store buffer is always a queue [OSS09]
 - two writes to the same location are not merged
- A sequential consistency per CPU is violated unless
 - each read checks store buffer before cache
 - on hit, return the youngest value that is waiting to be written

What about sequential consistency for the whole system?



Explicit Synchronization: Write Barrier




Overtaking of messages is desirable and should not be prohibited in general.


- store buffers render programs incorrect that assume sequential consistency between different CPUs
- whenever two stores in one CPU must appear in sequence at a different CPU, an explicit write barrier has to be inserted
- x86 CPUs provide the sfence instruction
- a write barrier marks all current store operations in the store buffer
- the next store operation is only executed when all marked stores in the buffer have completed
- a write barrier after each write gives sequentially consistent CPU behavior (and is as slow as a CPU without store buffer)
- → use (write) barriers only when necessary

Introducing Invalidate Queues: O-o-O Reads


Happened-Before Model for Write Barriers

Thread A






Assume cache A contains: a: S0, b: E0, cache B contains: a: S0, b: I



Invalidate Queue

Invalidation of cache lines is costly:

- all CPUs in the system need to send an acknowledge
- invalidating a cache line competes with CPU accesses
- a cache-intense computation can fill up store buffers in other CPUs



→ immediately acknowledge an invalidation and apply them later


- put each invalidate message into an invalidate queue
- if a *MESI message* needs to be sent regarding a cache line in the invalidate queue then wait until the line is invalidated
- A local read and writes do not consult the invalidate queue
- What about sequential consistency?

Happened-Before Model for Invalidate Queues

Thread A a = 1: sfence(); b = 1;


Thread B while (b == 0) {}; assert (a == 1);

Assume cache A contains: a: S0. b: E0. cache B contains: a: S0. b: I




Thread B

Happened-Before Model for Read Barriers



while (b == 0) {}; lfence(); assert(a == 1);



Explicit Synchronization: Read Barriers



Read accesses do not consult the invalidate queue.

- might read an out-of-date value
- need a way to establish sequential consistency between writes of other processors and local reads
- insert an explicit *read barrier* before the read access
- Intel x86 CPUs provide the lfence instruction
- a read barrier marks all entries in the invalidate queue
- the next read operation is only executed once all marked invalidations have completed
- a read barrier *before* each read gives sequentially consistent read behavior (and is as slow as a system without invalidate queue)
- → match each write barrier in one process with a read barrier in another process

Summary: Weakly-Ordered Memory Models



Modern CPUs use a weakly-ordered memory model:

- reads and writes are not synchronized unless requested by the user
- many kinds of memory barriers exist with subtle differences
- most systems provide a barrier that is both, read and write (e.g. mfence on x86)
- ahead-of-time imperative languages can use memory barriers, but compiler optimizations may render programs incorrect
- use the volatile keyword in C/C++
- in the latest C++ standard, an access to a volatile variable will automatically insert a memory barrier
- otherwise, inline assembler has to be used
- → memory barriers are the "lowest-level" of synchronization

Using Memory Barriers: the Dekker Algorithm

Mutual exclusion of two processes with busy waiting.

```
//flag[] is boolean array; and turn is an integer
flag[0] = false;
flag[1] = false;
turn = 0; // or 1

PO:
flag[0] = true;
while flag[1] == true)
if (turn != 0) {
    flag[0] = false;
    while (turn != 0) {
        // busy wait
    }
    flag[0] = true;

}
// critical section
turn = 1;
flag[0] = false;
```

The Idea Behind Dekker

Communication via three variables:

- flag[i]=true process P_i wants to enter its critical section
- turn=i process P_i has priority when both want to enter

```
P0:
flag[0] = true;
while (flag[1] == true)
   if (turn != 0) {
      flag[0] = false;
      while (turn != 0) {
            // busy wait
      }
      flag[0] = true;
   }
// critical section
turn = 1;
flag[0] = false;
```

In process P_i :

- if P_{1-i} does not want to enter, proceed immediately to the critical section
- ~ flag[i] is a lock and may be implemented as such
- if P_{1-i} also wants to enter, wait for turn to be set to i
- while waiting for turn, reset
 flag[i] to enable P_{1-i} to progress
- algorithm only works for two processes

Using Memory Barriers: the Dekker Algorithm

Mutual exclusion of two processes with busy waiting.

```
//flag[] is boolean array; and turn is an integer
flag[0] = false;
flag[1] = false;
turn = 0; // or 1
```

```
P0:
flag[0] = true;
while (flag[1] == true)
   if (turn != 0) {
      flag[0] = false;
      while (turn != 0) {
            // busy wait
      }
      flag[0] = true;
   }
// critical section
turn = 1;
flag[0] = false;
```

```
flag[1] = true;
while (flag[0] == true)
   if (turn != 1) {
      flag[1] = false;
      while (turn != 1) {
            // busy wait
      }
      flag[1] = true;
   }
// critical section
turn = 0;
flag[1] = false;
```

Memory Consistency


turn = 1;

sfence();

The Dekker Algorithm

41 / 48

Dekker's Algorithm and Weakly-Ordered MMs



```
P0:
flag[0] = true;
sfence();
while (lfence(), flag[1] == true)
   if (lfence(), turn != 0) {
      flag[0] = false;
      sfence();
      while (lfence(), turn != 0) {
            // busy wait
      }
      flag[0] = true;
      sfence();
}
// critical section
```

flag[0] = false; sfence();

 insert a load memory barrier lfence() in front of every read from common variables

Memory Consistency

The Delder Almerithe

42 /

Discussion

Memory barriers reside at the lowest level of synchronization primitives.

Discussion

Memory barriers reside at the lowest level of synchronization primitives. Where are they useful?

- when several processes implement a automata and
- ... synchronization means coordinating transitions of these automata
- when blocking should not de-schedule threads
- often used in operating systems

Why might they not be appropriate?

- difficult to get right, possibly inappropriate except for specific, proven algorithms
- often synchronization with locks is as fast and easier
- too many fences are costly if store/invalidate buffers are bottleneck

Memory Consistency

Wrapping Up

....

ncy

Wrapping

44 / 4

Discussion

Memory barriers reside at the lowest level of synchronization primitives. Where are they useful?

- when several processes implement a automata and
- ... synchronization means coordinating transitions of these automata
- when blocking should not de-schedule threads
- often used in operating systems

Why might they not be appropriate?

- difficult to get right, possibly inappropriate except for specific, proven algorithms
- often synchronization with locks is as fast and easier
- too many fences are costly if store/invalidate buffers are bottleneck

What do compilers do about barriers?

- C/C++: it's up to the programmer, use volatile for all thread-common variables to avoid optimizations which are only correct for sequential programs
- C++11: use of atomic variables will insert memory barriers
- Java, Go, ...: the runtime system must guarantee this

Summary



Memory consistency models:

- strict consistency
- sequential consistency
- weak consistency

Illustrating consistency:

- happened-before relation
- happened-before process diagrams

Intricacy of cache coherence protocols:

- the effect of store buffers
- the effect of invalidate buffers
- the use of memory barriers

Use of barriers in synchronization algorithms:

- Dekker's algorithm
- stream processing, avoidance of busy waiting
- inserting fences

Memory Consistency Wrapping Up 45 / 48

Memory Consistency

Wrapping Up

Future Many-Core Systems: NUMA



Many-Core Machines' Read Responses congest the bus

In that case: Intel's MESIF (Forward) to reduce communication overhead.

⚠ But in general, Symmetric multi-processing (SMP) has its limits:

- a memory-intensive computation may cause contention on the bus
- the speed of the bus is limited since the electrical signal has to travel to all participants
- point-to-point connections are faster than a bus, but do not provide possibility of forming consensus

Memory Consistency

Wrapping Up

40 / 40

source: [Int09]

References





An introduction to the intel quickpath interconnect. Technical Report 320412, 2009.

- Leslie Lamport.
 - Time, Clocks, and the Ordering of Events in a Distributed System. *Commun. ACM*, 21(7):558–565, July 1978.
- Paul E. McKenny. Memory Barriers: a Hardware View for Software Hackers. Technical report, Linux Technology Center, IBM Beaverton, June 2010.
- Scott Owens, Susmit Sarkar, and Peter Sewell. A better x86 memory model: x86-TSO. Technical Report UCAM-CL-TR-745, University of Cambridge, Computer Laboratory, March 2009.


Memory Consistence

Mossisse He

40 / 40

Overhead of NUMA Systems

Communication overhead in a NUMA system.



- Processors in a NUMA system may be fully or partially connected.
- The directory of who stores an address is partitioned amongst processors.

A cache miss that cannot be satisfied by the local memory at *A*:

- A sends a retrieve request to processor B owning the directory
- B tells the processor C who holds the content
- C sends data (or status) to A and sends acknowledge to B
- B completes transmission by an acknowledge to A

Consistency

Vrapping Up