Script generated by TTT

Title: Simon: Compilerbau (23.06.2014)

Date: Mon Jun 23 14:15:15 CEST 2014

Duration: 90:10 min

Pages: 68

Topic:

Code Synthesis

2/103

Generating Code: Overview

We inductively generate instructions from the AST:



- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating how to generate code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- the semantic of the machine instructions

Generating Code: Overview

We inductively generate instructions from the AST:

- there is a rule stating <u>how to generate</u> code for each non-terminal of the grammar
- the code is merely another attribute in the syntax tree
- code generation makes use of the already computed attributes

In order to specify the code generation, we require

- a semantics of the language we are compiling (here: C standard)
- the semantic of the machine instructions
- → we commence by specifying machine instruction semantics

3/103

The Register C-Machine (RCMa)

We generate Code for the Register C-Machine.

The Register C-Machine is a virtual machine (VM).

- there exists no processor that can execute its instructions
- ... but we can build an interpreter for it
- we provide a visualization environment for the R-CMa
- the R-CMa has no double, float, char, short or long types
- the R-CMa has no instructions to communicate with the operating system
- the R-CMa has an unlimited supply of registers

The R-CMa is more realistic than it may seem:

- the mentioned restrictions can easily be lifted
- the Java virtual machine (JVM) is similar to the R-CMa but has no registers
- an interpreter of R-CMA can run on any platform

5/103


Virtual Machines

A virtual machines has the following ingredients:

- any virtual machine provides a set of instructions
- instructions are executed on virtual hardware
- the virtual hardware is a collection of data structures that is accessed and modified by the VM instructions
- ... and also by other components of the <u>run-time system</u>, namely functions that go beyond the instruction semantics
- the interpreter is part of the run-time system

Components of a Virtual Machine

Consider Java as an example:




A virtual machine such as the JVM has the following structure:

- S: the data store a memory region in which cells can be stored in LIFO order → stack.
- beyond S, the memory containing the heap follows

Components of a Virtual Machine

Consider Java as an example:



A virtual machine such as the JVM has the following structure:

- S: the data store a memory region in which cells can be stored in LIFO order → stack.
- SP: ($\hat{=}$ stack pointer) pointer to the last used cell in S
- beyond S, the memory containing the heap follows
- C is the memory storing code
 - each cell of C holds exactly one virtual instruction
 - C can only be read
- PC (= program counter) address of the instruction that is to be executed next
- PC contains 0 initially

Executing a Program

- the machine loads an instruction form C[PC] into an instruction register IR in order to execute it
- before evaluating the instruction, the PC is incremented by one

```
while (true) {
    IR = C[PC]; PC++;
    execute (IR);
}
```

- node: the <u>PC</u> must be incremented before the execution, since an instruction may modify the <u>PC</u>
- the loop is exited by evaluating a halt instruction that returns directly to the operating system

8/103

Code Synthesis

Chapter 2: Evaluation of Expressions

Simple Expressions and Assignments

Task: evaluate the expression (1+7)*3 that is, generate an instruction sequence that

- computes the value of the expression and
- stores it on top of the stack

9/10

7/103

Simple Expressions and Assignments

Task: evaluate the expression (1+7)(3) that is, generate an instruction sequence that


- o computes the value of the expression and
- stores it on top of the stack

ldea:

- first compute the value of the sub-expressions
- store the intermediate result on top of the stack
- apply the operator

Binary Operators


Operators with two arguments run as follows:



General Principle

Evaluating an operation $op(a_1, \dots a_n)$

- the arguments $a_1, \dots a_n$ must be on top of the stack
- the execution of the operation op consumes its arguments
- any resulting values are stored on top of the stack




the instruction iconst q puts the int-constant q onto the stack

11/103

Binary Operators

10/103

Operators with two arguments run as follows:



 imul expects two arguments on top of the stack, consumes them and puts the result on top of the stack

Composition of Instructions

Example: generate code for 1 + 7:

iconst 1 iconst 7 iadd

Execution of this instruction sequence:




13/103

14/103

Expressions with Variables

Variables occupy a memory cell in S:




10 {
 int x, y, z;
}

14/103

Expressions with Variables


Variables occupy a memory cell in S:



 Associating addresses with variables can be done while creating the <u>symbol table</u>. The address is stored in any case at the <u>node</u> of the <u>declaration</u> of a variable.

Expressions with Variables


Variables occupy a memory cell in S:



- Associating addresses with variables can be done while creating the symbol table. The address is stored in any case at the node of the declaration of a variable.
- For each *use* of a variable, the address has to be looked up by inspecting its declaration node.

Expressions with Variables

Variables occupy a memory cell in S:



- Associating addresses with variables can be done while creating the symbol table. The address is stored in any case at the node of the declaration of a variable.
- For each *use* of a variable, the address has to be looked up by inspecting its declaration node.
- in the sequel, we use a mathematical map ρ , that contains mappings form a variable x to the (relative) address of x; the map ρ is called *address environment* (or simply *environment*).

14/103

Reading from a Variable

The instruction $\underline{\mathsf{iload}}\ k$ loads the value at address k, where k is $\underline{\mathsf{relative}}$ to the top of the stack



$$S[SP+1] = S[SP-k]; SP = SP+1;$$

Example: Compute x + 2 where $\rho = \{x \mapsto 1\}$:

15/103

Reading from a Variable

The instruction iload k loads the value at address k, where k is *relative* to the top of the stack



$$S[SP+1] = S[SP-k]; SP = SP+1;$$

Example: Compute x + 2 where $\rho = \{x \mapsto 1\}$:

iload 1 iconst 2 iadd



Code Synthesis

Chapter 3:

Generating Code for the Register C-Machine

15/10

Motivation for the Register C-Machine

A modern RISC processor features a fixed number of universal registers.

Motivation for the Register C-Machine

MCCLOOD CISC

A modern RISC processor features a fixed number of universal registers.

- arithmetic operations can only use these registers as arguments
- access to memory are done via instructions to load and store to and from registers
- unlike the stack, registers have to be explicitly saved before a function is called

17/103

17/103

Motivation for the Register C-Machine

A modern RISC processor features a fixed number of universal registers.

- arithmetic operations can only use these registers as arguments
- access to memory are done via instructions to load and store to and from registers
- unlike the stack, registers have to be explicitly saved before a function is called

A translation for a RISC processor must therefore:

Motivation for the Register C-Machine

A modern RISC processor features a fixed number of universal registers.

- arithmetic operations can only use these registers as arguments
- access to memory are done via instructions to load and store to and from registers
- unlike the stack, registers have to be explicitly saved before a function is called


A translation for a RISC processor must therefore:

- store variables and function arguments in registers
- save the content of registers onto the stack before calling a function
- express any arbitrary computation using *finitely* many registers only consider the first two problems (and deal with the other later)

Principle of the Register C-Machine

The R-CMa is composed of a stack, heap and a code segment, just like the JVM; it additionally has register sets:

- *local* registers are $R_1, R_2, \dots R_i, \dots$
- *global* register are $\overline{R_0}, \overline{R_{-1}, \dots R_j}, \dots$



The Register Sets of the R-CMa

The two register sets have the following purpose:

- \bullet the *local* registers R_i
 - save temporary results
 - store the contents of local variables of a function
 - can efficiently be stored and restored from the stack

19/103

The Register Sets of the R-CMa

The two register sets have the following purpose:

- the *local* registers R_i
 - save temporary results
 - store the contents of local variables of a function
 - can efficiently be stored and restored from the stack
- \bigcirc the *global* registers R_i
 - save the parameters of a function
 - store the result of a function

The Register Sets of the R-CMa

The two register sets have the following purpose:

- the local registers R_i
 - save temporary results
 - store the contents of local variables of a function
 - can efficiently be stored and restored from the stack
- \bigcirc the *global* registers R_i
 - save the parameters of a function
 - store the result of a function

Note:

for now, we only use registers to store temporary computations

19/103

The Register Sets of the R-CMa

The two register sets have the following purpose:

- \bullet the *local* registers R_i
 - save temporary results
 - store the contents of local variables of a function
 - can efficiently be stored and restored from the stack
- 2 the *global* registers R_i
 - save the parameters of a function
 - store the result of a function

Note:

for now, we only use registers to store temporary computations

Idea for the translation: use a register counter *i*:

- registers R_j with $j < \underline{i}$ are in use
- registers R_i with $j \ge i$ are available

Translation of Simple Expressions

Using variables stored in registers; loading constants:

 $\begin{array}{lll} \text{instruction} & \text{semantics} & \text{intuition} \\ \underline{\text{loadc}} & \textit{R}_i & \textit{c} & \\ \underline{\text{move}} & \textit{R}_i & \textit{R}_j & \\ \hline{\text{R}}_i & \underline{\text{R}}_j & \\ \end{array} \quad \begin{array}{ll} \text{load constant} \\ \text{copy } \textit{R}_j \text{ to } \textit{R}_i \end{array}$

20/103

Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction semantics intuition loads R_i c $R_i = c$ load constant move R_i R_i $R_i = R_i$ copy R_i to R_i

We define the following translation schema (with $\rho x = a$):

$$\frac{\operatorname{code}_{R}^{2} c \rho}{\operatorname{code}_{R}^{2} x \rho} = \frac{\operatorname{loadc} R_{i} c}{\operatorname{move} R_{i} R_{a}}$$

$$\operatorname{code}_{R}^{2} x = e \rho = \frac{\operatorname{code}_{R}^{i} e \rho}{\operatorname{move} R_{a} R_{i}}$$

$$\operatorname{code}_{R}^{2} x = e \rho = \frac{\operatorname{code}_{R}^{i} e \rho}{\operatorname{move} R_{a} R_{i}}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{move}_{R}^{2} R_{i} = \frac{\operatorname{code}_{R}^{2} e \rho}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

$$\operatorname{code}_{R}^{2} e \rho = \frac{\operatorname{loadc} R_{i} c}{\operatorname{code}_{R}^{2} e \rho}$$

Translation of Simple Expressions

Using variables stored in registers; loading constants:

instruction semantics intuition loads R_i c $R_i = c$ load constant move R_i R_i $R_i = R_i$ copy R_i to R_i

We define the following translation schema (with $\rho x = a$):

 $\operatorname{code}_{R}^{i} c \rho = \operatorname{loadc} R_{i} c$ $\operatorname{code}_{R}^{i} x \rho = \operatorname{move} R_{i} R_{a}$ $\operatorname{code}_{R}^{i} x = e \rho = \operatorname{code}_{R}^{i} e \rho$ $\operatorname{move} R_{a} R_{i}$

Note: all instructions use the Intel convention (in contrast to the AT&T convention): op dst $src_1 \dots src_n$.

20/103

19/103

Translation of Expressions

Let $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$. The R-CMa provides an instruction for each operator op.

op
$$R_i R_j R_k$$

where R_i is the target register, R_i the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\operatorname{code}_{\mathbb{R}}^{i} e_{1} \operatorname{op} e_{2} \rho = \operatorname{code}_{\mathbb{R}}^{i} e_{1} \rho \underline{\hspace{0.2cm}} \operatorname{code}_{\mathbb{R}}^{i+1} e_{2} \rho \\ \operatorname{op} R_{i} R_{i} R_{i+1}$$

Translation of Expressions

Let $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$. The R-CMa provides an instruction for each operator op.

op
$$R_i R_j R_k$$

where R_i is the target register, R_i the first and R_k the second

Correspondingly, we generate code as follows:

$$\operatorname{code}_{R}^{i} e_{1} \operatorname{op} e_{2} \rho = \operatorname{code}_{R}^{i} e_{1} \rho$$

$$\operatorname{code}_{R}^{i+1} e_{2} \rho$$

$$\operatorname{op} R_{i} R_{i} R_{i+1}$$

Example: Translate 3 * 4 with i = 4:

21/103

21/103

Translation of Expressions

Let $op = \{add, sub, div, mul, mod, le, gr, eq, leq, geq, and, or\}$. The R-CMa provides an instruction for each operator op.

op
$$R_i R_j R_k$$

where R_i is the target register, R_i the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\operatorname{code}_{R}^{i} e_{1} \operatorname{op} e_{2} \rho = \operatorname{code}_{R}^{i} e_{1} \rho$$

$$\operatorname{code}_{R}^{i+1} e_{2} \rho$$

$$\operatorname{op} R_{i} R_{i} R_{i+1}$$

Example: Translate 3 * 4 with i = 4:

Example: Translate
$$3*4$$
 with $i = 4$:

$$code_{R}^{4} \quad 3*4 \quad \rho = loadc \quad R_{4} \quad 3$$

$$loadc \quad R_{5} \quad 4$$

$$mul \quad R_{4} \quad R_{4} \quad R_{5}$$

$$p(x) = 5$$

$$p(x) = 6$$

Translation of Expressions

code x = (y = 7) p =

Let op = {add, sub, div, mul, mod, le, gr, eq, leq, geq, and the the p R-CMa provides an instruction for each operator op.

op
$$R_i R_j R_k$$

Code y=7 P=

where R_i is the target register, R_i the first and R_k the second argument.

Correspondingly, we generate code as follows:



$$\operatorname{code}_{R}^{i} e_{1} \operatorname{op} e_{2} \rho = \operatorname{code}_{R}^{i} e_{1} \operatorname{py} = b$$

$$\operatorname{code}_{R}^{i+1} e_{2} \rho$$

$$\operatorname{op} R_{i} R_{i} R_{i+1}$$

$$\operatorname{code}_{R}^{4} \ 3 * 4 \ \rho = \operatorname{code}_{R}^{4} \ 3 \ \rho$$

$$\operatorname{code}_{R}^{5} \ 4 \ \rho$$

$$\operatorname{mul} R_{4} R_{4} R_{5}$$



Translation of Expressions

Let op = $\{add, sab, div, mul, mod, le, gr, eq, leq, geq, and, or\}$. The R-CMa provides an instruction for each operator op.

$$Q_1$$
 Q_2 R_i R_j R_k

where R_i is the target register, R_j the first and R_k the second argument.

Correspondingly, we generate code as follows:

$$\begin{array}{lll} \operatorname{code}_{R}^{i} e_{1} \operatorname{op} e_{2} \rho &=& \operatorname{code}_{R}^{i} e_{1} \rho \\ \operatorname{code}_{R}^{i+1} e_{2} \rho & \\ \operatorname{op}_{R}^{i} R_{i} R_{i+1} \mid \mathcal{K}_{4} \mid \mathcal{J}_{5} \\ \operatorname{load}_{\mathcal{C}} \mid \mathcal{K}_{5} \mid \mathcal{K}_{6} \mid \mathcal{$$

Managing Temporary Registers

Observe that temporary registers are re-used: translate 3 * 4 + 3 * 4 with t = 4:

$$code_{R}^{4} \ 3*4+3*4 \ \rho = code_{R}^{4} \ 3*4 \ \rho$$

$$code_{R}^{5} \ 3*4 \ \rho$$

$$add \ R_{4} \ R_{5}$$

where

$$\operatorname{code}_{R}^{i} 3 * 4 \rho = \operatorname{loadc}_{R_{i}} 3$$

 $\operatorname{loadc}_{R_{i+1}} 4$
 $\operatorname{mul}_{R_{i}} R_{i} R_{i+1}$

we obtain

$$code_{R}^{4} \ 3*4+3*4 \ \rho = loadc R_{4} \ 3 loadc R_{5} \ 4 mul R_{4} R_{4} R_{5} loadc R_{5} \ 3 loadc R_{6} \ 4 mul R_{5} R_{5} R_{6} add R_{4} R_{4} R_{5}$$

22/103

23/103

Semantics of Operators

The operators have the following semantics:

```
add R_i R_i R_k
                          R_i = R_i + R_k
\operatorname{sub} R_i R_i R_k
                         R_i = R_i - R_k
                                                                    (a < b) + (c< a)
\operatorname{div} R_i R_i R_k
                         R_i = R_i/R_k
\operatorname{mul} R_i R_i R_k
                         R_i = R_i * R_k
                         R_i = sgn(R_k)k wobei
mod R_i R_i R_k
                          |R_i| = n|R_k| + k \wedge n \geq 0, 0 \leq k < |R_k|
                         R_i = \text{if } R_i < R_k \text{ then } 1 \text{ else } 0
le R_i R_i R_k
                         R_i = \text{if } R_i > R_k \text{ then } 1 \text{ else } 0
\operatorname{gr} R_i R_i R_k
eq R_i R_i R_k
                        R_i = \text{if } R_i = R_k \text{ then } 1 \text{ else } 0
leq R_i R_i R_k
                       R_i = \text{if } R_i \leq R_k \text{ then } 1 \text{ else } 0
                       R_i = \text{if } R_i > R_k \text{ then } 1 \text{ else } 0
geq R_i R_i R_k
and R_i R_i R_k
                        R_i = R_i \& R_k // bit-wise and
                         R_i = R_i \top R_k // bit-wise or
or R_i R_i R_k
```

Semantics of Operators

The operators have the following semantics:

```
add R_i R_i R_k
                           R_i = R_i + R_k
\operatorname{sub} R_i R_i R_k
                        R_i = R_i - R_k
\operatorname{div} R_i R_i R_k
                         R_i = R_i/R_k
                         R_i = R_i * R_k
\operatorname{mul} R_i R_i R_k
\operatorname{mod} R_i R_i R_k
                         R_i = sgn(R_k)k wobei
                           |R_i| = n|R_k| + k \wedge n > 0, 0 < k < |R_k|
                          R_i = \text{if } R_i < R_k \text{ then } 1 \text{ else } 0
le R_i R_i R_k
\operatorname{gr} R_i R_i R_k
                         R_i = \text{if } R_i > R_k \text{ then } 1 \text{ else } 0
                        R_i = \text{if } R_i = R_k \text{ then } 1 \text{ else } 0
\operatorname{eq} R_i R_i R_k
                        R_i = \text{if } R_i \leq R_k \text{ then } 1 \text{ else } 0
leq R_i R_i R_k
                         R_i = \text{if } R_i > R_k \text{ then } 1 \text{ else } 0
geq R_i R_i R_k
and R_i R_i R_k
                        R_i = R_i \& R_k // bit-wise and
or R_i R_i R_k
                          R_i = R_i \mid R_k // bit-wise or
```

Note: all registers and memory cells contain operands in $\mathbb Z$

Translation of Unary Operators

Unary operators op = $\{neg, not\}$ take only two registers:

$$\operatorname{code}_{R}^{i} \operatorname{op} e^{i\rho} = \operatorname{code}_{R}^{i} e^{i\rho}$$

$$\operatorname{op} R_{i} R_{i}$$

Translation of Unary Operators

Unary operators op = $\{neg, not\}$ take only two registers:

$$\operatorname{code}_{\mathbb{R}}^{i} \operatorname{op} e \rho = \operatorname{code}_{\mathbb{R}}^{i} e \rho$$

$$\operatorname{op} R_{i} R_{i}$$

Note: We use the same register.

Example: Translate -4 into R_5 :

$$\operatorname{code}_{R}^{5} - 4 \rho = \operatorname{loadc} R_{5} 4$$

$$\operatorname{neg} R_{5} R_{5}$$

Translation of Unary Operators

Unary operators op = $\{neg, not\}$ take only two registers:

$$\operatorname{code}_{\mathbb{R}}^{i} \operatorname{op} e \rho = \operatorname{code}_{\mathbb{R}}^{i} e \rho$$

$$\operatorname{op} R_{i} R_{i}$$

Note: We use the same register.

24/103

24/103

Applying Translation Schema for Expressions

Suppose the following function void f(void) { is given:

int x, y, z; x = v+z*3;

- Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.
- Let R_4 be the first free register, that is, i = 4.

$$\operatorname{code}_{\mathbb{R}}^{4} = y + z * 3 \rho = \operatorname{code}_{\mathbb{R}}^{4} \underbrace{y + z * 3}_{\mathbb{R}^{4}} \rho$$

24/103 25/103

Applying Translation Schema for Expressions

- Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.
- Let R_4 be the first free register, that is, i = 4.

$$code^{4} x=y+z*3 \rho = code_{R}^{4} y+z*3 \rho$$

$$move R_{1} R_{4}$$

$$cod_{R}^{4} y+z*3 \rho = move R_{4} R_{2} code_{R}^{5} z*3 \rho$$

$$add R_{4} R_{4} R_{5}$$

Applying Translation Schema for Expressions

Suppose the following function is given:

void f (void) {

int x, y, z; x = y+z*3;

- Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.
- Let R_4 be the first free register, that is, i = 4.

$$\begin{array}{rcl}
\operatorname{code}^{4} & x = y + z * 3 \rho & = & \operatorname{code}_{R}^{4} & y + z * 3 \rho \\
& & \operatorname{move} R_{1} R_{4}
\end{array}$$

$$\begin{array}{rcl}
\operatorname{code}_{R}^{4} & y + z * 3 \rho & = & \operatorname{move} R_{4} R_{2} \\
& & \operatorname{code}_{R}^{5} & z * 3 \rho \\
& & \operatorname{add} R_{4} R_{4} R_{5}
\end{array}$$

$$\begin{array}{rcl}
\operatorname{code}_{R}^{5} & z * 3 \rho & = & \operatorname{move} R_{5} R_{3} \\
\operatorname{code}_{R}^{6} & 3 \rho \\
\operatorname{mul} R_{5} R_{5} R_{6}
\end{array}$$

25/103

25/103

Applying Translation Schema for Expressions

- Let $\rho = \{x \mapsto 1, y \mapsto 2, z \mapsto 3\}$ be the address environment.
- Let R_4 be the first free register, that is, i = 4.

$$\operatorname{code}^{4} = \operatorname{y+z*3} \rho = \operatorname{code}^{4}_{R} = \operatorname{y+z*3} \rho$$
 $\operatorname{move} R_{1} R_{4}$
 $\operatorname{code}^{4}_{R} = \operatorname{y+z*3} \rho = \operatorname{move} R_{4} R_{2}$
 $\operatorname{code}^{5}_{R} = \operatorname{z*3} \rho$
 $\operatorname{add} R_{4} R_{4} R_{5}$
 $\operatorname{code}^{5}_{R} = \operatorname{z*3} \rho$
 $\operatorname{move} R_{5} R_{3}$
 $\operatorname{code}^{6}_{R} = \operatorname{3} \rho$
 $\operatorname{mul} R_{5} R_{5} R_{6}$
 $\operatorname{code}^{6}_{R} = \operatorname{3} \rho = \operatorname{loadc} R_{6} 3$

 \sim the assignment x=y+z*3 is translated as move R_4 R_2 ; move R_5 R_5 ; loadc R_6 3; mul R_5 R_5 R_6 ; add R_4 R_4 R_5 ; move R_1 R_4

Code Synthesis

Chapter 4:

Statements and Control Structures

About Statements and Expressions

General idea for translation:

 $code^i s \rho$: generate code for statement s

 $\operatorname{code}_{\mathbb{R}}^{i} e \rho$: generate code for expression e into R_{i}

Throughout: $i, i + 1, \ldots$ are free (unused) registers

For an *expression* x = e with $\rho x = a$ we defined:

$$\frac{\operatorname{code}_{R}^{i} x = e \ \rho = \operatorname{code}_{R}^{i} \underline{e} \ \rho}{\operatorname{move} R_{a} R}$$

However, x = e is also a *statement*:

About Statements and Expressions

General idea for translation:

 $\operatorname{code}^i s \rho$: generate code for statement s

 $\operatorname{code}_{\mathbb{R}}^{i} e \rho$: generate code for expression e into R_{i}

Throughout: i, i + 1, ... are free (unused) registers

For an *expression* x = e with $\rho x = a$ we defined:

$$\operatorname{code}_{R}^{i} x = e \rho = \operatorname{code}_{R}^{i} e \rho$$

$$\operatorname{move} R_{a} R_{i}$$

However, x = e is also a <u>statement</u>:

Define:

$$\operatorname{code}^{i} e_{1} = e_{2} \rho = \operatorname{code}_{R}^{i} e_{1} = e_{2} \rho$$

The temporary register R_i is ignored here. More general:

$$code^{i} e \rho = code^{i}_{R} e \rho$$

• Observation: the assignment to e_1 is a side effect of the evaluating the expression $e_1 = e_2$.

About Statements and Expressions

General idea for translation:

Throughout: i, i + 1,... are free (unused) registers

For an expression x = e with $\rho x = a$ we defined:

$$code_{R}^{i} x = e \rho = code_{R}^{i} e \rho$$

$$move R_{a} R_{i}$$

55 ÷ 5;55

27/103

However, x = e is also a *statement*:

Define:

$$de^{i}e_{1} = e_{2} \rho = (\operatorname{code}_{y}^{i} e_{1} = e_{2} \rho)$$

The temporary register R_i is ignored here. More general:

$$code^i e \rho = code^i_R e \rho$$

Jumps

27/103

In order to diverge from the linear sequence of execution, we need *jumps*:












PC = A;

Conditional Jumps

A conditional jump branches depending on the value in R_i :



Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

 during the translation of an if (c) construct, it is not yet clear where to jump to in case that c is false

31/103

Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an if (c) construct, it is not yet clear where to jump to in case that c is false
- instruction sequences may be arranged in a different order
 - minimize the number of unconditional jumps
 - minimize in a way so that fewer jumps are executed inside loops
 - replace far jumps through near jumps (if applicable)



30/103


Management of Control Flow

In order to translate statements with control flow, we need to emit jump instructions.

- during the translation of an if (c) construct, it is not yet clear where to jump to in case that c is false
- instruction sequences may be arranged in a different order
 - minimize the number of *unconditional* jumps
 - minimize in a way so that fewer jumps are executed inside loops
 - replace far jumps through near jumps (if applicable)
- organize instruction sequence into blocks without jumps

Basic Blocks and the Register C-Machine


The R-CMa features only a single conditional jump, namely jumpz.



Outgoing edges must have the following form:

Basic Blocks and the Register C-Machine

The R-CMa features only a single conditional jump, namely jumpz.



Outgoing edges must have the following form:


a single edge (unconditional jump), translated with jump



32/103

Basic Blocks and the Register C-Machine

The R-CMa features only a single conditional jump, namely jumpz.



32/103

Outgoing edges must have the following form:

- a single edge (unconditional jump), translated with jump
- $oldsymbol{\circ}$ two edges, one with c=0 as condition and one without condition, translated with jumpz and jump, respectively
- a set of edges and one default edge, used for switch statement, translated with jumpi and jump (to be discussed later)

Formalizing the Translation Involving Control Flow

For simplicity of defining translations of instructions involving control flow, we use *symbolic jump targets*.

 This translation can be used in practice, but a second run through the emitted instructions is necessary to <u>resolve</u> the symbolic addresses to actual addresses.





Formalizing the Translation Involving Control Flow

For simplicity of defining translations of instructions involving control flow, we use *symbolic jump targets*.

 This translation can be used in practice, but a second run through the emitted instructions is necessary to resolve the symbolic addresses to actual addresses.



Alternatively, we can emit *relative* jumps without a second pass:

- relative jumps have targets that are offsets to the current PC
- ullet sometime relative jumps only possible for small offsets (\sim near jumps)
- if all jumps are relative: the code becomes position independent (PIC), that is, it can be moved to a different address
- the generated code can be loaded without relocating absolute jumps

33/103

Formalizing the Translation Involving Control Flow

For simplicity of defining translations of instructions involving control flow, we use *symbolic jump targets*.

 This translation can be used in practice, but a second run through the emitted instructions is necessary to resolve the symbolic addresses to actual addresses.

Alternatively, we can emit *relative* jumps without a second pass:

- relative jumps have targets that are offsets to the current PC
- sometime relative jumps only possible for small offsets (
 → near jumps)
- if all jumps are relative: the code becomes position independent (PIC), that is, it can be moved to a different address
- the generated code can be loaded without relocating absolute jumps

generating a graph of basic blocks is useful for *program optimization* where the statements inside basic blocks are simplified

33/103

Simple Conditional

We first consider $s \equiv if$ (c) ss. ...and present a translation without basic blocks.

Idea:


- emit the code of c and ss in sequence
- insert a jump instruction in-between, so that correct control flow is ensured

$$code^{i} s \rho = code_{R}^{i} c \rho$$

$$jumpz R_{i} A$$

$$code^{i} ss \rho$$


$$A : ...$$




General Conditional



Translation of if (c) tt else ee.





Example for if-statement

Let $\rho = \{x \mapsto 4, y \mapsto 7\}$ and let *s* be the statement

```
if (x>y) {     /* (i) */
    x = x - y;     /* (ii) */
} else {
    y = y - x;     /* (iii) */
}
```

Then $code^i s \rho$ yields: •